Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ysk2020

  1. Y

    maximum set up time and minimum hold time ??

    > It is said that u need to consider maximum setup time and minimum hold time. can any one explain this ???????? while doing analysis on setup time , the comparision is done at the next pulse , hence we use max. delay analysis. However in hold analysis there comparision is done at the same...
  2. Y

    how to calculate the setup and hold time ,thanks

    setup time = (clock period)Tc – (datapath delay)Tdp – (clk-Q delay)Tff-(clock path delay)Tdc Tsu comment on my inference???
  3. Y

    What kind of ASIC designer is better off, frontend or backend?

    Re: Frontend vs. Backend its definately one intriguing topic . A question naturally arises on the aspect of which has more wieghtage - front end or backend!! however as far as i have seen starting with frontend is more convenient in terms of learning experience. Without the understanding of the...

Part and Inventory Search

Back
Top