Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I used logic analyser to examine the timing of 32 bit streams and their accompanied clock(33MHz),which were outputed to the pins of a FPGA eval board.I found the 32 bit streams were not stable.There are pulses.Especially when some of the 32 bit streams turned from 1 to 0 at a certain clock...
Hi,everyone:
My data source are continously sampled at 32 MHz,and a header is generated at fixed intervals which consists of synchronous word,count,etc.Now I have to generate frames whenever another new 2500 data words are sampled. The output should be back-to-back frame words.
The...
I find in a reference design that one of the port signal 'reset' is assigned '0' directly in the port map part. I wonder if it is right to do so. What is the results in hardware? Thank you!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
