Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear all
i'm designing a delay cell,the following is about the process term and work conditions
vth:0.7±0.1v R:R0±20% vcc:1.35v~1.65v Ta:-40°C~135°C
how could i devise a delay cell that the delay time have only 25% variety, is it
possible be implemented by this process.i have tried...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.