Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Do anybody know the process like this:
contain: HV mos vgs/vds>25V
: MV mos vgs/vds>10V or HV mos in small size
: isolation HV nmos or n-sub
: depletion nmos
please tell me
thanks
ps: Does TSMC .5u 5v/40v process satisfied demand mentioned above?
how can...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
