Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by yezeg

  1. Y

    what is the mos? cross section view request

    what is the mos? okey thanks It's very helpful for me !
  2. Y

    what is the mos? cross section view request

    what is the mos? somebody who can tell me what the type of the mos? who can draw the sectional view,and tell me the principle. thanks ![/img]
  3. Y

    i need help in measuring the settling time

    Is it for simulation ?
  4. Y

    Help to analys the OPA inputstage

    The up is input noted the net name to help analys.The output is like a AB class .Someother shematic is very complex.I think it is level shift for drive AB output stage,yes or no?The others schematic is drawing . Net ct control the frequcy compensent.M5 M6's gate is to gnd.The power supply is...
  5. Y

    cadence schematic question

    If the path is wrong ,it will warn you can't find the library . My problem is enven a wire or net is dissappare.
  6. Y

    Help to analys the OPA inputstage

    Why the noreverse deminal is depart into two .
  7. Y

    plot gain and phase margin in cadence

    how to do ac analysis of opamp The input is the nonreverse terminal .The R1 must remove.
  8. Y

    how to determin the OPA's accuracy

    thx for deba_fire's reply the input signal frequency is about 2KHz,I want to use the switch capacitor amplifer to implement the mathy opration. My question is there are double input signal. the 1/1+LG is suitable for SISO, Vout=K3*(K1*Vin1+K2*Vin2) is DISO,which is two inputs and one output...
  9. Y

    cadence schematic question

    When i open the schematic ,i can't see any instance.It's noting on the window.I try to open other schematic,it also like that. When i change to other user,i add the lib ,open the same schematic , i can see the instance. what's wrong with the orignal user?
  10. Y

    Help to analys the OPA inputstage

    As the schamatic look like why the input stage is designed that?
  11. Y

    how to determin the OPA's accuracy

    To design a mathy oparation for Vout=K3*(K1*Vin1+K2*Vin2),So i used three opa.If the final error less than 0.1%,how to calculate the three opas' accuracy,how to get the DC gain. THX!
  12. Y

    switch capacitor integrator

    The ideal opa is work well.I thinK the proble is OPA but not the switch or capacitor . Tell us the frequency if switch and the OPA's gainband and settingtime! Maybe the opa is not satable ,what is the PM?
  13. Y

    How to measure the characteristics of an Op-Amp ?

    Measuring an Op-Amp Johan H.Huijsing's book Operational Amplifiers Theory and Desin CH2 2.6 dissguss the OPA's measurement
  14. Y

    Capacitor Mismatch reasons, random edge variation

    Capacitor Mismatch The ratio of 1C and 1C capacitors might have 0.1% error. But the ratio of 128C and 128C capacitors will have 0.01% error. is it suit for the normal cmos technolygy? Added after 9 minutes: The SAR ADC is different from the Pipline ADC ,So the way for choosing the unit...
  15. Y

    Ring Oscillator with Delay

    2 second's delay is too long for a on chip delay.The R and C is so big! if the accuracy is hight ,you can choose digital control.
See more

Part and Inventory Search

Back
Top