Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My name is Yeshwanth, a graduate student of New Mexico State University. I was working on my first pcb design as a part of Master’s Thesis. I’m using the Eagle software to design my PCB but i was getting errors when i do DRC to my entire design. The errors are clearance and width errors, these...
Hello all,
I am working on a project which mainly concentrates on processing of EEG signals. Half of the work is done by other teammates (i.e., till generation of verilog file). Now i need to convert this verilog file into schematic and layout in digital environment. Can anyone explain me the...
hi iam yeshwanth completed B.E(ECE) in 2009 with an aggregate of 84%. I have attempted IES, IAS of 2010 with one year coaching but i couldn't clear IAS prelims with shortage of 10marks. i have done some projects/professor in institution, i have discontinued it from jan-2011 due to my...
hi iam yeshwanth completed B.E(ECE) in 2009 with an aggregate of 84%. I have attempted IES, IAS of 2010 with one year coaching but i couldn't clear IAS prelims with shortage of 10marks. i have done some projects/professor in institution, i have discontinued it from jan-2011 due to my...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
