Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by yeewong_su

  1. Y

    who use ADIT sim tool

    adit sime where can i download it .Thank you so much
  2. Y

    Design tools for ANALOG and Mixed signal design

    Hspice. Hsim. nanosim.
  3. Y

    Help,Something about the Delta Sigma Modulator

    Many book explain that.
  4. Y

    Help me design dc-dc converter- 9V output from 12-16V source

    dc-dc conveter Design the kind of IC ?
  5. Y

    problem about the buffer in differencial voltage reference

    No offset. some big driver are requirement
  6. Y

    Where can I get basic information about IC layout?

    Layout basic Info The art of analog layout analog layout basic .....
  7. Y

    Help me design a 80dB opamp with 10uF capacitance load

    A OPAMP design yeah. I think the AB output with the cascode will be ok
  8. Y

    is it different between the two level shift circuits?

    In my opinion, the sencond is good to power consumption when the two signal has some delay. that means has some overlap.
  9. Y

    papers about Analog IC design to share

    I think so But it's improtant from system to look at ADC
  10. Y

    Which Pspice level should be used to simulate using MOSFET?

    MOSFET model You can use the Hspice
  11. Y

    Analog power supply and regulators

    analog power supply yeah. You must separate the power supply for analog and digital. general you must separate it from PAD
  12. Y

    Successive approximation register

    sar register in vhdl No pure digtial code can do this ADC
  13. Y

    how low frequenct signal affects the high frequency signal

    Cross talk! Can easy think that the effect happen when cross some thing on it
  14. Y

    Sample and Hold Circuit.

    sample and hold circuits You should use the normal sample hold schematic
  15. Y

    Below MIM Cap cannot have MOS, metal and etc?

    It's the process problem. The distance of MIM is very short. some one on below it will be effect the distance

Part and Inventory Search

Back
Top