Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by ydlm42

  1. Y

    Is DMSA useful for signoff in primetime

    Is DMSA a best way to signoff in primetime ? i am new ! please give me some advice or some script ! Thanks
  2. Y

    Question about error message of IC Compiler

    mostly Syntax error or wrong paths
  3. Y

    how to create apl for ram?

    any one could give me some advices : how to create apl for ram. i do chip power up analysis with redhawk ,but i dont know how to create apl for ram, please give me some advices !
  4. Y

    [SOLVED] Need book on IC design using FPGA

    icbook I am intersting in ic design !!! please give me more informantion about books on IC design!! thank you !!
  5. Y

    What are the max and min delays in corners?

    Max & Min delays I am leaning!!!
  6. Y

    on vhdl :if(DATA=10) generate - can i do like this ?

    on vhdl if(DATA=10) generate 。。。 end generate; can i do like this ?
See more

Part and Inventory Search

Back
Top