Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by yantom

  1. Y

    How to add notes in CMOS layout?

    In schematic design, we can add notes in the schematic, but in layout design I don't know how to add notes. Anyone Know? thanks
  2. Y

    constant gm circuit in 0.18um cmos process

    you can ensure the MOS transistor of long channel length is constant gm, but if you mirror the current or the voltage, how can you ensure the MOS transistor of short channel length is constant gm. Their I-V cure is different
  3. Y

    constant gm circuit in 0.18um cmos process

    But now i want to design a constant gm circuit for LNA, so i choose the minimum channel length.
  4. Y

    constant gm circuit in 0.18um cmos process

    Constant gm circuits assume that the I-V property of MOS transistor is square. But if i want to design a constant gm circuit which the channel length of the MOS transistor is 0.18um, the I-V property doesn't follow the square law, how do i design this circuit.
  5. Y

    constant gm biasing question

    The derivative of the first edtion is wrong, the second edition is right. When i first saw the first edtion, i also found the problem, and i asked my boss, he said Thomas Lee made a lot of mistakes in the first edition and he changed in the second edition.
  6. Y

    Does PA output impedance need to match to 50Ω?

    in generally, the input and output of chip should be matched to 50Ω. But if output impedance of PA matches to 50Ω, the efficiency is smaller than 50%. In reality the efficiency can go as high as 90%. So i want to know whether the output needs to match to 50Ω. This problem has confused me for a...
  7. Y

    a question about ip3 simulation using spectraRF

    hi, when i simulate ip3 of an amplifier using spectraRF, the ip3 curve is not a straight line,but the the first order gain curve is straight. I don't know where i'm wrong.Who can help me ? Thank you
  8. Y

    ask a question about design of driver amplifier

    hi,now i need to design a driver amplifier of a PA,which includes a pre-amplifier,a step attenuator and a buffer. The total gain is about 40db.Can you give me some design examples or suggestions?thank you
See more

Part and Inventory Search

Back
Top