Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have 10MHz clock signal and i need to generate it complementray signal by 0.5µm cmos design.
Multiplication of the clock and its complementray must be as close to zero for all time to minimize glitch.
What designs i can refer to?
The transistor output resistance is ro=1/(lambda*Id) hence by measuring Id and ro you got lambda.
In addition by defenition lambda is propotonal to dXd/dVds.
cmos cmfb
I was wondering why analog design books dont
present common mode feedback circuits for single ended two-stages op-amp.
Can someone propose a CMFB circuit for design of single ended differential CMOS op-amp?
Thanks.
I have an inductor in the lowest metal in my tek file.
how i can find Q and L changes created by higher metals?
I tried `pix` however it considering only substrate tap.\]
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
