Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hspice verilog a simulation hangs
2 Error found by spectre during periodic steady state analysis `pss'.
`V0' is a periodic input signal, which is inconsistent with autonomous circuits.
How can I solve this problem, please? Is there any setting should I make?
-----------------------------
hi...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
