Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
w/l transistor
Hi,
I have two or more transistors with W=0.5 L=50. I want to put them in the layout one by one aligned by their length. But in this case the the channels of two MOS gets very close. Is there any risk? Like the gate will reverse the Nwell to Ptype and make a short inbetween the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
