Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
how can i add the option nospecify ,when using nc-verilog integration ?
when I using the command ncelab,
ncelab -nospecify ...
but,using nc-verilog integration,the graphic , how can i add the options nospecify,so that i can disable "specify statement in verilog"
thanks for your answer.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
