Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by xtingx

  1. X

    can anyone explain this CMOS comparator circuit to me

    can anyone explain more detail.... i m very appreciate it , thanks
  2. X

    can anyone explain this CMOS comparator circuit to me

    In the tracking mode, when CLK is high, M2a and M2b are on. So, the input pair, M1a and M1b is enabled and M0 as a current source will draw current flow from M6a and M6b. while to perform latching mode, CLK is goes low, M2a and M2b are turned off, disabling the input pair. M4 is off, and then...
  3. X

    can anyone explain this CMOS comparator circuit to me

    hi can anyone help me describe this CMOS comparator circuit. this comparator is used for flash ADC. thank very much **broken link removed**[/img]

Part and Inventory Search

Back
Top