Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
differences between sequential
higer temperature will exacerbate the irregular heat movement of free electrons in the silicon, thus make more impedance to the current flow of these free electrons. Since delay time is propotional to R*C, R is bigger -> more delay time. That's why in worst case...
Let me see if I can explain clearer:
Since you're using non-blocking, in Case 1, even if both a and b are 1, c is not assigned to out immediately, c is just scheduled to assign to out later, so when it comes to "else if (a)", obviously it is satisfied, so d is again scheduled to be assigned to...
I don't wanna discourage you guys but to tell the truth, in US no matter you're firmware or ASIC your future seems dim. More and more engineering jobs are and will be shifted to India/China. Any job that can be done in front of a computer without facing direct customers will disappear in US...
dump signals in verilog
use:
initial
begin
$dumpfile("./***.vcd");
$dumpvars;
end
you can also specify the signals and level of hierarchical in the $dumpvars.
Then use debussy to translate vcd to fsdb or running power analysis or whatever you want with the vcd file
VCD is usually much...
for the transition time(slew), usually you dont need to give it out directly, for the input you just specify a driving cell or a drive strength, for the output you just specify a loading capacitance, that's it.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
