Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by xingkongwu

  1. X

    Problem to do LVS, DRC and Extraction in TSMC 65nm

    you can contact your school or company for those rule files. I can send those to you if you provide E-mail
  2. X

    Simulation using an arbitrary input source in Cadence

    hi, you can create a symbol of source which you wanted by verilogA
  3. X

    Why do we consider temperatures -40 and 125 deg as the extreme ones?

    good explaination
  4. X

    [MOVED] PMOS differential amplifiers

    1、 use a small W/L of X3,X4 to increase the R; 2、use a little bais current ;
  5. X

    Simple folded cascode design problem

    folded cascode OPA is not suitable for unity buffer,you can get the reason in Razavi<Design of analog CMOS intergrated circuit>. but if you really want to use folded cascode as unity buffer,you can try to change the w/l to make the out DC voltage near to your wanted voltage(the input voltage of...
  6. X

    DAC using MiMCap, How to reduce parasitic capacitence

    hi ,i mean you can use two 6b_DACs to achieve a 12b DAC
  7. X

    How to generate voltage reference signal higher than 1.2V

    hi bhl3302 , you can do it like this - - - Updated - - - hi ,if you have got a Vref ,you can get a reference current by using OPA and res - - - Updated - - - hi ,it's difficult to get a Vref higher than power voltage unless using boost circuit . in 2.5v design ,you can get a current...
  8. X

    How to generate voltage reference signal higher than 1.2V

    1>you can combinate voltage of two Vbe and PTAT to get 2.24V 2>you can get a constant current of temp and then get voltage by using res
  9. X

    DAC using MiMCap, How to reduce parasitic capacitence

    maybe you can use two sub_DAC to get a DAC of 12b which can reduce you area
  10. X

    Cascode transistors in CMOS design

    this is right. that is why cascode is used in current mirror
  11. X

    Common-emitter biasing on an IC

    hi Maybe it is a good choice to provide an Ibe to get current of emmiter
  12. X

    Questions regarding Bandgap reference

    1) Vref=K1*DeltaVbe+K2*Vt ,we know Derivative of Vt to Temp is current nubmer while Derivative of DeltaVbe is not . 2) Q2 must be set bigger than Q1 to make sure there is a positive voltage for R1.it is not necessery to be set 24:1,you can make it 8:1 and so on 6) you can't load a res randomly...
See more

Part and Inventory Search

Back
Top