Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ladies and gentlemen:
I need a HV diode simulation model for boost controller ,BV=50V above ,IB>0.5A,
If e-friend have simlar model ,please reply my post or send my e-mail:jashua.shaw@gmail.com ,3ks.
i am a new comer for cystal osicllator .a 35mhz pierce oscillator need to be designed
and ac simulation result is shown the freqency on oscillation point is 3db.
i think the ac simulation recovered that the circuit can oscillate ,but the tran leads to stablity .i don't know what's wrong with...
Thank you guys a lot.
I've boosted my gain, and the circuit did oscillate. But the frequency I observed was not the one I set. In other words, I wanted a 34Meg wave but got a 70Meg one.
Now I am wondering if my .sp file was not well set. My time step was 1n, and the default option setting was...
1) i simulation time is 10ms,i think the time is long enough
i haven't initial setting .i just set the vcc signal as follow:
vcc vcc 0 pwl 0 0 1u 5(hspice)
the cystal model shows below:
oscillator 36.864mhz
my current project need a 36.864mhz clock source ,i adapt to pierce crystal oscillator to implement .beacuse i haven't design cystal oscillator ,my circuit can't oscillaotr .please give my some adivce ,i need a acutally ciruit preferable .
thanks a lot!
the appendix is my...
vgs breakdown voltage relates to tox,pray Gray 's book saysvgs breakdown voltage is 6~7v when tox thick is 10nm .IN current process tox is about 5nm .which is The vgs breakdown voltage lower or higer than 6~7v ???
Re: opamp bandgap
two clamped voltage is less 0.5mv if your bandgap voltage work well .its gain must be too large beacause of input offset .That your op works well is only reqiruments
how to converage ?
when i simulate the circuits which node number is larege ,i often find the simulation doesn't converage .Can Anybody tell me how to settle it ?3ks!!!!
[/b]
corners simulation resistors
i design a bandgap reference ,my bandgap voltage output is different at different mode ,such tt ss ff fs sf,but i can trim the two resistor to regulate the output and make output meet requirments .Becuase my design need precise value ,so the struction is can't be...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
