Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
HI guys,
I am simulating a one-turn differential TSMC inductor with HFSS. The Q value from HFSS is dependent on the setup in the simulation. If I use guard ring as return path the Qmax will be lower and f(Qmax) will be higher. If I use a ground ring as return path, the Q max will be higher and...
HI guys,
I am simulating a one-turn differential TSMC inductor with HFSS. The Q value from HFSS is dependent on the setup in the simulation. If I use guard ring as return path the Qmax will be lower and f(Qmax) will be higher. If I use a ground ring as return path, the Q max will be higher...
Hi Guys,
I wonder how to obtain Cgs of an NMOS transistor in 0.18 um TSMC design kit with ADS? How can I get the information of the transistor through DC analysis like in cadence. Thanks!
Wufeng
Hi Guys,
I want to measure the S parameters of my transistors up to 40 GHz. What kind of biasing network I should use? I noticed that normal SMT capacitors and SMT inductors only go up to ~10 GHz. Thanks!
Wufeng
Also I found if I use the driven modal, I can renormalize with <re>+<im>j. That means if I change the imaginary part, the S11 will change too. But for driven terminal mode, only real part can change the S11. The imaginary part has no effect on S11. Does anyone know why?
Hi Guys,
I am simulating a loop antenna with HFSS. Since the diameter of the loop antenna is very small, it does not resonant at the working frequency. I use the driven mode and lumped port. From Z11 I can see the input impedance is 818-158j. So I plan to add an inductor to cancel out this...
Hi Guys,
I use HFSS to simulate a loop antenna. But I found out when I reduce the radius of the wire, the input impedance goes up. Does that make sense? I use the lumped port. Thanks
Hi Guys,
I am new to TSMC 0.18um rf model. I am trying to simulate a LNF, but I met two problems.
1) The NMOS's width is 30 um. So I set the nr to be 12. But there is a worning message saying the minimum value is 16.
2) The inductanc needed is 0.7nH. But the minimum value is larger than this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.