Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by WORLDPEACE1

  1. W

    Referenced undefined module in TetraMAX in Build stage

    tetramax referenced undefined module I get the following error in TetraMAX. BUILD> run build_model TDN16 ------------------------------------------------------------------------------ Begin build model for topcut = TDN16 ...
  2. W

    [SOLVED] errors while running Tmax during DRC

    TetraMax Help... I also am getting the same errors. The name of the .stil file and that of the netlist is same. And all the signals, a,b ,c clk etc are indeed pins in the netlist and are also there in the .stil file. What else do I need to check in the .stil file? I am a novice. Please reply.

Part and Inventory Search

Back
Top