Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, to implement N DFF with one single clock, we can use for loop. For example
parameter N;
integer i;
reg [N-1 : 0] dff_cell, dff_cell_next;
always @(posedge clk)
for(i=0;i<100;i=i+1)
dff_cell[i] <= dff_cell_next[i];
But, how to implement N DFF with N different clock by for loop (or...
Hi
I want to check if "N" bits bus are all logic 1 and assign to the "pass" signal. The
bus width is variable and is defined by parameter N. But I get the "nonconstant index"
error message. How can I fix this issue?
Any help would be greatly appreciated!
parameter N;//2~64
integer i;
reg...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
