Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by wing

  1. W

    how to reduce the input-offset of comparator

    Here is a paper for autozeroing. It can compensate the offset problem
  2. W

    How does this circuit work??

    I don't think this circuit will improve the system offset, it may be worse. The only advatage is to increase the gain 2-4 times.
  3. W

    how to know the mininum Vov(v* or Vdsat)

    In hspice simulation, use .op, then it will give you all the biasing points, include the vdsat. It is very diffcult and not accurate to use formular to calculate it, especially in short channel.
  4. W

    [SOLVED] How to simulate the frequence response of the PLL

    No one will do this kind of job. Normally people use formular to calcultae the ac response of PLL. Or looking at the phase noise plot, you can guess the bandwidth and ac response.
  5. W

    How to plot the graph of the effective capacitance in Hspice

    Re: How to plot the graph of the effective capacitance in Hs You can use .net function in Hspice and polt the z11(r) to find out the cap.

Part and Inventory Search

Back
Top