Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by WillMakeItHappen

  1. W

    Inverting and non-inverting inputs of cmos opamp

    Hi all, What's your way of recognising the inversting and the non-inverting inputs of an amplifier ? The NMOS or PMOS are always inverting, no matter their region of operation ? Thank you!
  2. W

    Leakage in gate of mosfet switch

    It's 2.5%, is this normal ? - - - Updated - - - I'm afraid i cannot show the circuit diagram. It's just a pmos current source followed by the switch, the load is a capacitor
  3. W

    Leakage in gate of mosfet switch

    Hi all, I am using a nmos transistor as switch, it does not pass all the current from one side to the other. Is this normal ? has this happened to any of you ? The difference of current seems to be flowing into the gate of the switch... Any comments/suggestions on this problm ? Thanks
  4. W

    [SOLVED] A simple mos question

    Thank you Skamthey! now i understand everything! - - - Updated - - - Audioguru, yes Mosfet is turned on hard in saturation..
  5. W

    [SOLVED] A simple mos question

    Thank you. So vd is not always greater than vg in saturation (happens only in deep saturation). Can you give me a PMOS example ? thanks - - - Updated - - - How would you know than whether your device is in saturation or not without any information on the threshold voltage ?
  6. W

    [SOLVED] A simple mos question

    What do you mean by the drain-source ON voltage ? I am talking about MOSFETS, have no experience in bipolar. I know that for saturation there is a condition on vds and on vgs. For n-mosfets vgs-vth should be higher than zero and vds should be higher than vgs-vth. for n-mosfets this implies than...
  7. W

    [SOLVED] A simple mos question

    Hi all, A very elementary question but essential: i am mainly used to nmos and when it comes to pmos the textbooks are confusing when it comes to the conditions of saturation. I just want to make sure my understanding is correct: for pmos, saturation means that the gate voltage is higher than...
See more

Part and Inventory Search

Back
Top