Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
help meeeeee
Hi boys I am an Italian student, I need to know the VHDL code of a filter finite impulse response FIR with parallel trasposed form architecture where x(n) is an input signal and output y(n)=∑ck*x(n-k)
ck are the coefficients of the filter a 8 bits
clk,res,en: in std logic
x: in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.