Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by wany

  1. W

    Question about pnoise of Charge-pump

    I checked the noise contribution as you say the ordinary is 1/f noise. When i enlarge my mos size 1/f noise can be decrease . But it is still large . How to decrease MOS 1/f except enlarge the MOS size. Thank you
  2. W

    Question about pnoise of Charge-pump

    I have designd a charge pump of PLL. And I simulated pnoise of Spectre of Cadence. The result of charge pump output noise is larger than 100pA at 1KHz. I don't know what is reason about this? Below is my cirucit and simulation result. :cry: Can anyone help me ?Thank you very much
  3. W

    Question about ring VCO start up

    Thank you oermens. My question is if the current source need a start up circuit in VCO.
  4. W

    Question about ring VCO start up

    ring oscillator start up Thank you for ravirajdv and FvM. I have read a paper there is a start-up circuit in the VCO. I have some quesiton about it. The fig is the schematic. When Vc(control voltage) is 0 . M5 is closed . And M11 and M4 is opened because start up circuit. Then there is current...
  5. W

    Question about ring VCO start up

    ring oscillator start up circuit I am design a differential ring oscillator. I want to know if i need a start up circuit in my Delay cell? Thank you for your help
  6. W

    Question about phase noise simulation of ring VCO

    The PSS and Pnoise simulation is setting Relative harmonic 10. What is wrong with this setting？ Thermal noise is high. But the current of VCO is only 1mA.
  7. W

    Question about phase noise simulation of ring VCO

    I design a Ring VCO and use Cadence pss pnosie simulate its phase noise. There is a strange simulation result. The phase noise curve is not always down with -20dBc /dec. From 100KHz the curve become a straight line . See belowing pic. I don't
  8. W

    why capacitive loads are drived by OTA?

    ota drives current buffer OTA drive a small resistor that is said by bastos4321 . bastos4321 should want to test the output current. If current of output is not large enough, OTA can't drive a small resistor.
  9. W

    Question about inverters at output for driving a big MOSFET

    Re: the driver ability If you connect directly, your result is a slow slew rate wave. Because big mosfet it has big parasitic cap.
  10. W

    Capacitor of LSB for charge scaling DAC

    About charge scaling DAC i need a 12bit DAC.If i use charge scaling mode who can tell me how to get capacitor of LSB .Thank you
  11. W

    What code should be used for 8 bit current mode DAC?

    Re: About current mode DAC thank you jlee and omis .But omis why do you affirm to use binary? The sample rate of the DAC is 100MHz.
  12. W

    What code should be used for 8 bit current mode DAC?

    About current mode DAC i will do a 8bit curren mode DAC. what kind of code should i use. is it binary or thermometer. Thank you !
  13. W

    why this netlist can't be simulated in hsim?

    It reported: "Error: file 'input.scs' line 31459: syntax error at token ':' (col# 17) \+26795 OUNT_Q\:56 _692 nw_wo_sab l=........ "Error: file 'input.scs' line 31410: syntax error at token ':' (col# 17) \+26835 OUNT_Q\:24 _6647 minm_cap_rf ..... How can I resolve this problem ...
  14. W

    how to simualte the linearity of RSSI

    I have taken much time to do it :cry:.Is there kind people can give me a hand . thank you very much
  15. W

    how to simulate linearity

    how to simulate linearity of RSSI in spectre of cadence ? Thank you for your help!
See more

Part and Inventory Search

Back
Top