Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Is it possible to add a circuit between voltage doubler and the capacitor Cc? The design circuit should allow the capacitor charged from the voltage doubler meanwhile M5 is OFF. Once the transistor M5 is turned ON, the circuit should disengage the voltage doubler. The reason for designed circuit...
Large size voltage doubler means high power degradiation (i.e. low power conversion efficiency). I am aware of voltage doubler in the figure should have large size, but overall power efficiency is expected to be low.
You mean M5/M1<<2, M6/M1<2
Also, for voltage doubler, clock drivers (CLK, CLKB) should have large size, shouldn't they?
Wow, the design will have large area.
I have attached circuit and I am gonna run simulation. Before running simulation, transistors should be correctly sized to get the output.
I know how to size M5, M6 and M7 transistors in the figure, but the problem once having a voltage doubler (M1-M4 transistors). This voltage doubler affects...
I design a boost converter which is good at operating with a fixed voltage source. However, once a voltage in series with resistor is used as a source. The input voltage of the converter is increasing. The converter has input capacitor which is ten times greater than the output one. It is...
Calculate boost converter output power
When calculate boost converter output power, is it considered the output capacitor power? What kinds of equations can be used to determine the boost converter output power?
I want to design a boost converter which operates input 100mV and steps up to 1.5V with 0.13um cmos technology. Assume, I have 0.6 to 1V external voltage source to power up control circuit. What are the crucial stuffs in design should be considered and how to deal with them?
Attached the circuit...
I want to calculate each part power losses. Conductance and switching losses of power FETs can be calculated from previous post https://www.edaboard.com/threads/58898/. What are calculation methods for other losses?
I know some power losses in a boost converter; conductance losses, switching losses, inductance losses and others. Is there any easy and quick way to calculate these losses from hspice simulation results? What are the most suitable equations for calculating these losses?
Thnx.
Yes, load current is different from inductor current when PMOS3 is on. What kind of start circuit can be used? Should this start circuit permanently take place in the circuit or just for simulation?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
