Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by wangyg

  1. W

    calibre+lvs+Different numbers of ports

    different numbers of ports lvs I am facing the problem also, Did anyone solve it ? Thanks very much,
  2. W

    VCS SDF Problems, Please help

    sdfverbose vcs Thanks very much, You are right, but the problem is how to get the suitablt verilog library. It seems we can not write it by Synopsys software. Any suggestions? Regards,
  3. W

    VCS SDF Problems, Please help

    vcs sdf error Thanks very much, I suspect it maybe the verilog library problem, Do you know how to set up library in VCS, Thanks,
  4. W

    VCS SDF Problems, Please help

    vcs sdf Hi everyone, I am using synopsys vcs to do post simulation, and after using the $sdf_annotate as well as .sdf which was generated by primetime, I have the following problems, I can not find any useful information from the vcs manual, does anyone have suggestions, thanks very much...
See more

Part and Inventory Search

Back
Top