Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
verilog conditional compilation
I have 3 sub-blocks and a top module load them with the conditioanl compilation command, here is parts of the top module.
`define N45TT;
`ifdef N45TT
N45TT N0TT1 (.in(output1), .out(OUTTT1))...
how to make fpga board
Have an algorithm to implement: to use the FPGA board to
process the Gaussian Noise generated in computer.
How to read the generated noise into the FPGA board and how
to load the output data from FPGA board and displayed on computer?
Now I have no idea in my mind at...
If I want to write a Verilog module that include some computation with real numbers and fractional numbers such like 3.3*4.5 or 2.2/3.4
I know it will be okay with the simulation , but is it okay with the synthesis process?
And, the input/output port of Verilog HDL didn't support 'real'...
square root verilog
Thanks for you reply.
I tried to use PLI. But it seems I could not even
start to initialize the compile environment for PLI in Solaris..........
Re: Sb. could show me some mixed VHDL and Verilog design cod
Thanks for your reply,
my modelsim version is 5.3 in Solaris
when I try to vcom set.vhd, it says
it couldn't load work.std_logic_util
verilog square root
Can anybody figure out how to compute the square root of a real number in Verilog?
Are there some math library in Verilog as that of in VHDL?
Thanks
Sb. could show me some mixed VHDL and Verilog design code?
moved here by davorin
What the hell it has to do with "Analog circuit design" ??? (o;
Please post in right section next time!
And, by looking back to the previous discussion, I get the idea that it could work.
And the reason why I need to use VHDL is because I want to process some real numbers. And could the ports in Verilog be defined as the format of real arrays?
hi, Thanks for u reply very much.
secondly, I just realized that I posted in the wrong board.
I try to find my post on Analog Circuit Design just now. hehe
I thought I posted there, but seems not.
I am sorry for the inconvience I brought.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.