Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi sriramsv,
Normally we use both FPGA and simulation to do Pre-Silicon Validation.
For FPGA the tools are Logic Analizer, FPGA board.
For Simulation the tools are Simulators from any EDA Vendor.
Re: dc_shell in tcl mode
Hi barkha,
With TCL mode you can find many useful scripts and many DC command only have TCL mode which you can't find ic dc_shell mode.
Hi davyzhu,
After you installed the tool, you will find a doc directory under the tool dir, at there
you can find the tool manual. After you set the enviorment properly, you can use the
command "cdsdoc" to view them, or you can go to the subdir direcly open it.
Hi OvErFlO,
Yes. Most of the synthesize tool have this ability. You can add some directive in your
RTL code to do this, please refer the synpl1fy reference manaual for more detail.
Hi au_sun,
Just hide them.
Hiding a model prevents that single model from being used.
Hiding an entity prevents all the models within the entity from being used.
The command is:
force hide entity | model
Example:
force hide $l/AND5
force hide $l/AND5/AND5X4
Hi nee_naresh04,
If you wanna learn digital ASIC design, I think you'd better learn the digital logic first,
then learn HDL language, then do a small design.
Re: Dual port FIFO
Hi kumar_eee,
You can find the FIFO material on the Computer Orgnazation book. Such as
Computer Organization and Design: David A. Patterson: ISBN 1558606041
Hi dolby.yang,
The mainstream FPGA synthesize tool such as Synpl1fy, FPGA P&R tool such as X1lin ISE, Alter@ Quartus can run on the 64bits CPU platform. You can find detail infomation in their release new or website.
Re: Retiming
And retiming will some combinational logic after the FF before FF, vice verse.
You need more constranits when you do formal check if you retiming your design by tool.
astro hold time
For Setup:
1. pipeline the design.
2. OverCostraint when you synthesize.
3. Increase the synthesize effort.
For Hold:
1. Insert buffer.
2. Increase the synthesize effort.
Re: options of NCverilog
Hi pavanP,
I think the user manual in the install direcory can help you all the switch of NCver1log.
And that is good than everyone else.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
