Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i2c testbench
I am a newbie in this area. I have downloaded the source code of i2c core from opencores , however, it only provides verilog testbench, does anyone have testbench in vhdl? Just the waveform in the spec is OK. Thanks!!!
As i know IIP3 is defined by the extrapolation of 1dB and 3dB line, but why the intercept point can determine the linearity of an variable gain amplifier?
modelname
I have exactly the same problem with this. I am trying to get a high resistive poly resistor. I can find it in the "input.scs" and when I call it into the schematic. The modelname is also matched with the name found in "input.scs" file. Does anyone experience it before?
I am designing the VGA for a wireless LAN receiver. However, I have no idea about the specifications. Can anyone suggest me or tell where can I find some source of it? Thanks!
As I want to simulate the linearity of my VGA, I want to simulate the IIP3 for it.
I know that the method is input 2 pulse into the input and use fft to get the result.
But I feel strange to write in the netlist, can anyone suggest how to write it?
my VGA Bandwidth=400MHz
In many books, they say PMOS is good to be used in input stage due to its offset and noise performance. I heard about that it is due to its large size and low mobility. Can anyone further explain this?
I am designing an op amp (folded cascode - gain boosting - cmfb). In the folded cascode opamp, there is no bias current source (unlike the telescopic design). So how do my cmfb feed in it?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
