Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think most SoC companis have their dedicated verification team. IP owner or designer may run there own standalone verification, and a chip level verification should be done by verification team.
about DFT for SRAM
SRAM testing with scan method is much time wasting. Because each write/read operation for each address need a serial shift operation. I think use function pattern is better solution.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
