Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Physical verification of the design, involves DRC(Design rule check), LVS(Layout versus schematic) Check, XOR Checks, ERC (Electrical Rule Check).
XOR Check involves comparing two layout databases/GDS by XOR operation of the layout geometries. This check results a database which has all the...
EE...
Electronics cirquits, FPGA- CPLD, MCU, programming, Board design, simulation, PC application for (MCU) design, power electronics, analog and digital components, ASIC...
This is knowlege base for EE.
Difficult? Off course! Interesting- hope so.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
