Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Vmanthapuri

  1. V

    Which tool is better: Tetramax or Fastscan?

    fastscan +tetramax Fault grading has following steps. Take EVCD from functional vectors prepare them for tester by defining the events and strobes Build model then run DRC with nofile option run vectirs in "good simulation mode' to validate simulation model and vectors as well. then "fault...
  2. V

    Which tool is better: Tetramax or Fastscan?

    Has anyone used both the tool for patterns generation to make apple to apple comparison and say which tool can give better results? I am fastscan user all along and I would like to know if any anyone around here have any openions if tmax can handle any situations better than Fastscan? like...
  3. V

    What is High-Z do to scan-in in DFT?

    what is highz One of the possibilty cud be that " the perticular pin is BIDI". By defning the input as high Z I.e. high impedence you are telling the ATE to not to drive tht perticular PIN. This is what fastscan does when you constrain a BIDI pin as PO only using "ADD PIN CONSTRAINT"...
  4. V

    do you add propagation delay when doing transition fault tes

    when you are testing TFT does this delay includes the propagation delay of the wire too? or it is just rising or falling time of the node to opposit value? I would appreciate if any one can help me n this, ~V
  5. V

    dft interview questions

    dft interview question Hi Badola, Typical scan frequency is the frequency that most of the ATE's use when scaning in the data to the scan flops. it is typically around 1-10 Mhz. Hope it helps, ~V
  6. V

    dft interview questions

    lock up latch in dft with inverted clock Here are few interview questions from my previous interview.. These are more focused on ATPG generation and scan insertion. How is logic transition fault is different from memory transition fault. What are RAM sequential patterns? Diff b/w Named...

Part and Inventory Search

Back
Top