Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by vlsirocks

  1. V

    What is FIFO and where is it used?

    Re: FIFO means???? Can anyone explain how a FIFO will work as a synchronizer ? Thanks ..
  2. V

    Effects of Max Tran Violations

    transition violations Thanks Deh ... Other than upsizing the driver what are the other possibilities to fix the max tran violation ? I guess the tool priority to fix the DRC is the highest and then the setup and hold violations are fixed ? Is my understanding correct ? Please let me know...
  3. V

    Effects of Max Tran Violations

    max tran I am trying to understand what will happen if I do not fix the max tran violations . If my timing i smeeting and I have Max transition violations will my design work ? Please comment. Thanks ..
See more

Part and Inventory Search

Back
Top