Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by vlsiexpert

  1. V

    [SOLVED] System verilog extended class and constrained random question

    thanks dave, i commented line #14 it works
  2. V

    [SOLVED] System verilog extended class and constrained random question

    Need help on a simple system verilog code https://www.edaplayground.com/x/Synf 1. class packet has dynamic array data[] and it's size is constrained between 1 to 250 2. Extending the packet class to small_packet and constraining size to be less than 10 3. casting small_packet to packet class's...
See more

Part and Inventory Search

Back
Top