Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am trying to build the peripheral around Cortex-M0 IP core thorugh AHB-lite system. Right now I have to integrate Cortex-M0 with the DDR2 SRAM (1Gb) through AHB lite.
I find on internet which shows interfacing only through core generator (MIG). Is there a way I can use Xilinx core...
Hi,
I have been trying to interface DDR2 memory(external) (1Gb) to my FPGA. I have been using Atlys spatran 6 board which has external memory of 1Gb. On FPGA Cortex M0 processor is running. I have to interface this memory to Processor running on my board. Can anyone suggest who has worked...
Actually We have already made an arrangement for stethoscope and microphone. But the thing is Signal we are getting is quite noisy. we need to find exact location at which S1 and S2 sound is occurring and some signal processing on that.
I just need some high sensitivity microphone(name or...
Hi,
I am trying to build the peripheral around Cortex-M0 IP core thorugh AHB-lite system. Right now I have to integrate Cortex-M0 with the DDR2 SRAM (1Gb) through AHB lite.
I find on internet which shows interfacing only through core generator (MIG). Is there a way I can use Xilinx core...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.