Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
Can anybody inform me, what r the requirements for full chip power planning?
2. Can a block (or) tile owner can do his own power planning for his block without cosidering the top level?
3. Can anybody provide me the documents to do power planning for full chip which includes core...
Hi
Clock shielding creates a guard ring around the clock net in the same layer as the clock net
and is tied to the ground rail. The purpose is to prevent a coupling capacitor from forming
between the clock net and another signal net. Instead a coupling capacitor is created between
the clock net...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
