Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
HI!!
If I simualte the RFID tag in HFSS, set up the port whose impedance is R and reduce jX with RLC lumped boundary, I observer the gain of pattern.
Are the method I use and result correct??
Do I consider the S parameter of the simulation in HFSS?
ruey
rfid impendance
Hi!
If I simulate the RFID tag whose impendance is R-jX, and reach to match impendance, how can I set up the port whose impendance is R+jX .
The way I use is setting up the port to the R and another is seeting up RLC lumped boundary. is it correct?
May someone have the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.