Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
In the paper, the author didn't mentioned about the sizing of the transistor. Instead, he gave the total width. So, how can I calculate the individual widths for nmos and pmos.
Please find the below attachments.
Thanks ( :thumbsup: ) in advance.
Hi all,
I'm designing a D flip flop cadence virtuoso 180nm Technology. First, I designed the schematic with 1u/500nm for pmos/nmos (I took randomly), then I performed the simulation. But, getting the output in mV instead of V for 1.8V source. Does size matters? I f so how can I calculate for...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
