Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
well, I read something about tetramax and evcd...
but, never mind
here is what I did:
wrote a testbench and instantiated the CUT (with scan chain) and BIST logic in it. Added dummy scan chains, which was connected to the PRPG, which was used to store the test vectors. the actual scan chains...
bist module scan test
Hi
I'm developing a circuit for evaluation of fault models and bist logic (master thesis). So far I have made a circuit consisting of one CUT (circuit under test), BIST logic and clock controller.
The CUT is run through DFT compiler and scan is inserted into it. FC is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
