Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by vijaynitbpl

  1. V

    [moved] Formal verification(synopsys) version 2010.03 or LEC

    Formal verification(synopsys) version 2010.03 or LEC hello all, in setup mode i was geeting these issues. pls tell me why i'm not able to use this command? fm_shell (setup)> verification_set_undriven_signals = don't-care Error: unknown command 'verification_set_undriven_signals' (CMD-005)...
  2. V

    [moved] Formal verification(synopsys) version 2010.03 or LEC

    hello all, pls help me to find out is reason for this. should i have to run "verify" command after that because ii'm not getting any answer. Info: Net i:/WORK/usb_link_ulpi/link_dbg[6] is undriven. Info: Net i:/WORK/usb_link_ulpi/link_dbg[5] is undriven. Info: Net...

Part and Inventory Search

Back
Top