Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
While considering the block to be gated, one has to see the total current drawn by the block. Each switch offers a certain resistance which will impacts the IR drop, a trade-off needs to be done here so that the IR drop is within the limit.
Other parameters to be seen are the rush current...
The specified is true in terms of a flop to flop interaction.
Consider two edge triggered flops using the same clock. If the launch flop's signal arrives earlier than the hold time of the capture flop, the capture flop might be latching on to a data which was to be captured in the next clock...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
