Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by VHDL92

  1. V

    VHDL down counter using subtractors

    thats the problem. i can't use the quote given because i'm told to use half/full subtactors. so i can't put in any (+) or (-) sign in my codes. :(
  2. V

    VHDL down counter using subtractors

    the code i showed above can be compiled.but i could not get the waveform. so i need help on this.
  3. V

    [SOLVED] help on 4-bit up counter using hierarchical design

    Need the completed code for this. Beggin!!!
  4. V

    VHDL down counter using subtractors

    Hi guys i'm new to this so bear with me. I've been assigned to program a VHDL code for a 4bit down counter using half/full subtractors. I've got the sample testbench from my supervisor as shown below. Counter testbench: library ieee; use ieee.std_logic_1164.all; entity mycounter_testbench4...
See more

Part and Inventory Search

Back
Top