Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
by using spice simulation the min delay (setup time) required between data and clock so that data is captured to output is calculated.
DATA __ __/```````\___
CLK _/``\__/``\__
OP _______/`````
for example, the simulation is done in number of steps by decreasing delay between data and...
if we convert synopsys .lib (contains dont_use: true/false attribute for cells) to cadence .ldb file using write_ldb command then read that .ldb in encounter, Does tool recognize dont_use attribute from library?
Please help me out.. i am unable to find any docs related to cadence ldb in internet.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
