Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by veeramuthuece

  1. V

    System Verilog rtl question . . . ! ! !

    if you wanted to access some variables inside the RTL from testbencs. you have to do hireracial reference like tb.dut.internalblock.signal
See more

Part and Inventory Search

Back
Top