Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello there,
I was asked to do this homework, but first step involves a simplification, We were told a hint: upper path, which contains a couple of resistors won't affect Vo. unfortunately I'm getting stuck at it, I'm unable to see how to prove that path isn't affecting out Voltage in the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
