Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello every body
i should write a verilog code for fft
but i hardly know verilog syntax, i am very tenderfoot in it
i need an emergency help for at least learning the concept of its algorithm
so i would be glad if some body can guide me with a lecture which explains the algorithm
i wrote fft...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
