Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I see you are discussing semiconductor industry with focus on CMOS...ie Si or SiGe processes. What are your views about the health of GaAs, InP, GaN kind of microwave application processes?
Hi All,
I am a microwave design engineer from India, with post grad in Microwave Electronics and 6 years of experience in deisgn of microwave hybrid circuits as well as MMICs. I have also worked on RF systems.
If anyone of you may have any lead to such a requirement, please let me know.
I am...
Re: attenuator
what is the exact frequenct band?
As you require digital control, you may need to design a driver also... are you designing an MMIC or hybrid attenuator?
Yes I have followed the exact assembly diagram. I am using 220Ohm resistors for control inputs and 100pF single layer capacitors for DC blocking... No DC blocks required at control inputs I feel...
Well if you cannt add attenuator at output port because of gain specs and P1dB specs (if any), then maybe some stub matching can be tried in the assembly... (once fabricated of course)...otherwise, in design stage, you need to try different matching techniques... also you may try twiging your...
Hi All,
I am using a broadband 6-bit digital attenuator MMIC from www.astramtl.com
Its a very good chip, but sometimes, I get ripple in the attenuation states... particularly in last 15-20 states. And by the time all 6 bits are switched on, the ripple goes to almost 3 dB.
This chip has an...
Re: gain expansion query
thanks vfone,
we are using self bias. And as such we are driving the stages at Idss/2. actually what we observed is just the reverse. When we decrease the bias of first and second stage, the gain seems to flatten out.
The design is at all stages 2V, performance...
gain expansion query
Hi All,
We are observing a peculiar problem with our MMICs. we have designed 3 stage x-band LNAs using pHEMTs, model from a reputed GaAs foundary, simulated on MwOffice. While testing the chips we observed that the overall gain has reduced to the tune of about 4-5 db from...
to me it appears to be a broadband match kind of thing... the BW is 30 MHz and the impedances are also in close vicinity... but then for such an approximate match, a VSWR of 1.2 is doubtful...
did u happen to check the negative resistance magnitude on smith chart...i mean on the simulator that u have used for the design...
if u could attach the schematic, maybe some help could be gathered...
Hi,
Can anyone plz tell me the source from where i can download some books/thoery/notes on MMIC design?
I am also interested in books by I D Robertson, Ravindra Goyal, Allen Sweet and Robert Soares. Is it possible for someone to upload them or direct me to the location where they already...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
