Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by uzay1983

  1. U

    How to draw the IIP3 versus bias current in spectre?

    Hi I have some several questions. How are you sweeping the current. are you using current mirror to do it. also load condition is important. how are you doing this simulation. could you explain it deeply.. with regards.
  2. U

    minimum noise figure vs current that is flowing from drain

    Re: About Nfmin vs Id any answer? How can I see NFmin vesus Ids at a specific frequency. Is there any way to plot it. regards. -> minimum noise figure
  3. U

    minimum noise figure vs current that is flowing from drain

    Hi guys; This question is a kind of tool usage, however I could not do it. My question is: How can I plot minimum noise figure versus current that is flowing from drain to source. (NMOS device). I can see it NFmin vs Vgs, However I couldnt manage to see NFmin vs Id. Here, I am sweeping Vgs...
  4. U

    What are the mobility and Cox for 0.18 um technology of TSMC?

    Hi guys, what are the mobility and Cox for 0.18 um technology of TSMC? Also how can i find them by simulation? thanks
  5. U

    Distortion Analysis - IICP and IIP3 degradation

    Actually, I am trying to design two stage LNA in order to get high gain. Then I will apply feedback for input matching and also this will improve my linearity. Therefore, should I check the linearity of the LNA in open loop before applying feedback? How much may I expect linearity performance...
  6. U

    Distortion Analysis - IICP and IIP3 degradation

    Distortion Analysis Hi Guys; I am designing an LNA that has two stages. operating frequency is 2GHz. I have a problem with adding the second stage. First stage is common source, and second stage is common source too. It means that I am amplifiying input voltage by cascading the two common...
  7. U

    How to get maximum operating frequency??

    What do u mean by maximum operating frequency. If you say that the band limitation of your LNA, this will be determined by the ft of your transistors. Therefore you have to bias your transistors at such operating points that will yield max. ft. Also you have to conside NF and power consumption.
  8. U

    input impedance of a passive mixer

    Re: input impedance of mixer I have one additional question about PSS+PAC simulation combination? What is the difference between AC and PSS+PAC? PSS is a large signal but if the circuit will be linearized again in PAC, why shouldnt I use only AC instead of PSS+PAC. Could you explain it...
  9. U

    input impedance of a passive mixer

    Re: input impedance of mixer I am using cadence rf-spectre. Thank you so much for your answers
  10. U

    input impedance of a passive mixer

    input impedance of mixer Hi Guys, I am trying to model the input impedance of a passive mixer. input impedance of mixer is time varying impedance therefore, correct analysis should be done in time domain to measure it. AC analysis is a way but it will not yield a correct model for it. What I...

Part and Inventory Search

Back
Top