Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
iscas 89
We need to generate test patterns using Mentor Graphics DFTAdvisor and Flex Test....but b4 dat we need verilog files to get synthesised netlist ....
Kindly send them on the below given e-mail id
Thanking in anticipation
Usha.S.Mehta
Research Scholar(Testing & Verification of VLSI...
There is only one favour I want from you. I have one library file missing So I want you to send me that through e-mail.
The file is under lib folder of Leonardo spectrum --- an file AMI 0.5u library .
U will surely have this library file in your C:/MGC/Leonardo_..... where your Leonardo...
There is only one favour I want from you. I have one library file missing So I want you to send me that through e-mail.
The file is under lib folder of Leonardo spectrum --- an file AMI 0.5u library .
U will surely have this library file in your C:/MGC/Leonardo_..... where your Leonardo...
We are running Leonardo spectrum to obtain synthesised netlist (making it to be Verilog bcoz our mentor version understands only verilog not edif format)
This synthesised verilog modules are not recognised by dftadvisor when we are using library $ADK/technology/adk.atpg
We think that there is...
I am a research scholar at Nirma Uni. I need to run ATPG tool to generate the test vectors for ISCAS benchmark circuits. This is very urgent. We have mentorgraphics DFTadvisor, fastscan, flextest. There are some problems while running this tools. So Can anybody help on DFTadvisor, Fastscan...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
