Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by usafape

  1. U

    Component creation in altium

    Does anyone know how I could create a schematic component from a text file? I have this FPGA with tons of pins I need to create. another option is to use an existing part from the library (with the same amount of pins) and rename them by editing this text file.
  2. U

    verilog codes using sin or cos with the cordic algorithm

    I could try to help you if I could understand what you just wrote;-)
  3. U

    [SOLVED] Multi-source in Unit bug in Verilog

    I am writing a slave spi controller and I have a counter I want to clear when CS goes high. I am getting a multi-source error. Can someone help me with a better approach? Here is my code` module spigpio( SPI_CLK, SPI_CS, SPI_MOSI, SPI_MISO, DEBUG )...
  4. U

    how to design a switching Power ?

    I highly recommend this book. https://www.amazon.com/Fundamentals-Electronics-Second-Robert-Erickson/dp/0792372700/ref=dp_ob_image_bk It will teach you the basics in power electronics and give a better understanding of what you need.
  5. U

    SPI interface with FPGA

    Thanks, Do you have any examples on how this handshaking should be done?
  6. U

    SPI interface with FPGA

    Hi all, I am developing a product where the FPGA will have several sub-systems and a micro controller will do some computations and send commands to these several subsystems. The plan is to use registers to tell what each subsystem should do. The SPI protocol is quite simple. It contains two...

Part and Inventory Search

Back
Top